# Sub-60 mV/dec Ferroelectric HZO MoS<sub>2</sub> Negative Capacitance Field-effect Transistor with Internal Metal Gate: the Role of Parasitic Capacitance

M. Si<sup>1</sup>, C. Jiang<sup>1</sup>, C.-J. Su<sup>2</sup>, Y.-T. Tang<sup>2</sup>, L. Yang<sup>1</sup>, W. Chung<sup>1</sup>, M. A. Alam<sup>1</sup> and P. D. Ye<sup>1,\*</sup>

<sup>1</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, USA, \*email: <u>yep@purdue.edu</u>

<sup>2</sup>National Nano Device Laboratories, Hsinchu 300, Taiwan

**Abstract**—Steep-slope MoS<sub>2</sub> NC-FETs with ferroelectric HZO and internal metal gate in the gate dielectric stack are demonstrated. SS less than 50 mV/dec is obtained for both forward and reverse gate voltage sweeps, with minimum SS<sub>For</sub>=37.6 mV/dec and minimum SS<sub>Rev</sub>=42.2 mV/dec. A second minimum of SS<sub>Rev</sub> as low as 8.3 mV/dec can be measured as the result of dynamic switching at high speed in ferroelectric HZO. The impact of parasitic capacitance on SS and dynamic hysteresis is systematically studied by both experiment and dynamic simulation.

### I. INTRODUCTION

Negative capacitance field-effect transistor (NC-FET) is one of the promising solutions to overcome the fundamental thermionic limit of subthreshold slope (SS) of a metal-oxide-semiconductor field-effect transistor (MOSFET), which is about 60 mV/dec at room temperature [1-10]. Meanwhile, 2-dimensional (2D) semiconductors, such as transition metal dichalcogenides (TMDs), have the potential for ultra-scaled transistor technology beyond 10 nm technology node because of their atomically thin layered channel and low dielectric constant, which offers strong electrostatic control. Junctionless  $MOS_2$  FETs exhibit high on/off ratio and strong immunity to short channel effects for transistor applications with channel length (L<sub>ch</sub>) down to sub-5 nm [11, 12].

In this work, we demonstrate steep-slope  $MoS_2 NC$ -FETs with ferroelectric hafnium zirconium oxide (HZO) and internal metal gate (IMG) in the gate stack. SS less than 50 mV/dec is obtained for both forward and reverse gate voltage sweeps, with minimum  $SS_{For}=37.6 \text{ mV/dec}$  and minimum  $SS_{Rev}=42.2 \text{ mV/dec}$ . A second minimum of  $SS_{Rev}$  as low as 8.3 mV/dec can be measured as the result of dynamic switching at high speed in ferroelectric HZO. The impact of parasitic capacitance (C<sub>f</sub>) between drain electrode and IMG on SS and hysteresis is systematically studied by both experiment and dynamic simulation. It is found that the parasitic capacitance contributes to the reduction of SS but leads to a larger dynamic hysteresis. Therefore, the balance of SS and switching speed need to be considered in real device applications.

## II. EXPERIMENTAL

Fig. 1(a) and 1(b) show the schematic diagram of MoS<sub>2</sub> NC-FETs with and without internal metal gate. 20 nm Ni as IMG and 10 nm HfO<sub>2</sub> as gate dielectric for internal MoS<sub>2</sub> FET are inserted into the structure of Fig. 1(a) to fabricate MoS<sub>2</sub> NC-FETs with IMG as shown in Fig. 1(b). The MoS<sub>2</sub> NC-FETs with IMG consist of few-layer MoS<sub>2</sub> as channel, 20 nm polycrystalline HZO layer, 3 nm amorphous aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) layer, 20 nm Ni layer and 10 nm HfO<sub>2</sub> as the gate dielectric, heavily doped silicon substrate as the gate electrode and nickel as the source/drain contacts. Fig. 2 show the top-view SEM images of MoS<sub>2</sub> NC-FETs with and without

IMG, corresponding to the structures in Fig. 1(a). Fig. 3 shows a cross-sectional TEM image of a  $MoS_2$  NC-FET without IMG.

The detailed fabrication process of MoS<sub>2</sub> NC-FETs without IMG can be found in [1]. The device fabrication process of  $MoS_2$ NC-FETs with IMG is discussed as following. Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> film was deposited by atomic layer deposition (ALD) at 250 °C on a heavily doped low resistivity silicon substrate after standard RCA cleaning, diluted HF dip and deionized water rinse. [(CH<sub>3</sub>)<sub>2</sub>N]<sub>4</sub>Hf (TDMAHf),  $[(CH_3)_2N]_4Zr$  (TDMAZr), and  $H_2O$  were used as the Hf precursor, Zr precursor, and oxygen precursor, respectively. The  $Hf_{1-x}Zr_xO_2$  film with x = 0.5 was achieved by controlling HfO<sub>2</sub>:ZrO<sub>2</sub> cycle ratio of 1:1. Another 3 nm Al<sub>2</sub>O<sub>3</sub> was subsequently in-situ deposited using Al(CH<sub>3</sub>)<sub>3</sub> (TMA) and H<sub>2</sub>O also at 250 °C. An amorphous Al<sub>2</sub>O<sub>3</sub> layer was applied for capacitance matching and gate leakage current reduction through polycrystalline HZO. Then, the IMG pattern was defined by electron-beam lithography, followed by 20 nm Ni electron-beam evaporation and lift-off process. Another 10 nm HfO<sub>2</sub> was deposited by ALD at 250 °C using TDMAHf and H<sub>2</sub>O as precursors. The annealing process was then performed by rapid thermal annealing (RTA) in nitrogen ambient for 1 minute at 400 °C. MoS<sub>2</sub> flakes were transferred to the substrate by scotch-tape based mechanical exfoliation. 100 nm nickel electrodes as electrical source/drain contacts were fabricated using electron-beam lithography, electron-beam evaporation and lift-off process.

## **III. RESULTS AND DISCUSSION**

Fig. 4 shows the DFT calculation on the ferroelectricity of HZO/Al<sub>2</sub>O<sub>3</sub> gate stack. Fig. 4(a) shows the electron difference density of HZO/Al<sub>2</sub>O<sub>3</sub> with ion displacement in HZO. Fig. 4(b) and 4(c) show the calculated P-E and C-E curves simulated by DFT calculations based on the structure in Fig. 4(a). The HZO/Al<sub>2</sub>O<sub>3</sub> is implemented by ATK2016 (DFT calculation) with CI-Nudged elastic band method [8]. According to the simulation, negative capacitance behavior of the HZO/Al<sub>2</sub>O<sub>3</sub> gate stack can be achieved as shown in the S-shaped P-E curve, which is also evidenced in the extracted C-E curves. Experimentally, the polarization vs. voltage (V<sub>total</sub>) are directly measured at three different voltage range by a Radiant Precision LC II test system, as shown in Fig. 5 and Fig. 6 at two different RTA temperatures. Clear ferroelectricity enhancement by RTA at 450 °C can be observed comparing with no RTA sample. V<sub>total</sub> here is defined as the voltage across the entire capacitor and it equals to the sum of voltage across the Al<sub>2</sub>O<sub>3</sub> layer (V<sub>AlO</sub>) and voltage across the HZO layer ( $V_{HZO}$ ), as shown in eqn. (1) in Fig. 8.  $V_{AlO}$  can be calculated as eqn. (2) in Fig. 8, because Al<sub>2</sub>O<sub>3</sub> layer offers a linear capacitance. Therefore, by subtracting  $V_{AIO}$  from  $V_{total}$ ,  $V_{HZO}$  can be obtained, as eqn. (3) in Fig. 8. Thus, polarization vs. voltage and electric field across the HZO layer can be obtained, as shown in Fig. 9, showing a negative slope. In addition, as dP/dV

can be seen as the dynamic capacitance during the measurement, the maximum dP/dV reflects the maximum capacitance during the measurement. The maximum capacitances (dP/dV) measured are 2.69  $\mu$ F/cm<sup>2</sup>, 4.28  $\mu$ F/cm<sup>2</sup> and 5.95  $\mu$ F/cm<sup>2</sup>, corresponding to 6 V, 8 V and 10 V voltage measurement ranges, as shown in Fig. 7. The equivalent oxide thicknesses (EOT) are calculated to be 1.3 nm, 0.8 nm and 0.6 nm. As the EOT of 3 nm Al<sub>2</sub>O<sub>3</sub> layer is about 1.3 nm, suggesting the capacitance of HZO layer is negative to obtain EOT less than 1.3 nm [13]. The physical origin of the negative slope obtained in Fig. 9 and its impact by the measured low leakage current and interface traps are still under investigation.

Fig. 10 shows the I<sub>D</sub>-V<sub>GS</sub> characteristics of a MoS<sub>2</sub> NC-FET with IMG and with 0.5  $\mu$ m channel length (L<sub>ch</sub>) and 8 nm channel thickness (Tch). Fig. 11 shows the ID-VGS characteristics of the internal MoS<sub>2</sub> FET of the same device as in Fig. 10. Fig. 12 shows a representative MoS2 NC-FET without IMG (Gate stack annealed at same 400 °C). Fig. 13 shows SS vs. I<sub>D</sub> in the off-state of the same devices as in Fig. 10 and Fig.11, to compare MoS<sub>2</sub> NC-FET with IMG and the internal MoS<sub>2</sub> FET with 10 nm HfO<sub>2</sub> only as gate dielectric. A plateau and a minimum characterize the sub-60 mV/dec SS (vs I<sub>D</sub>) during reverse sweep for MoS<sub>2</sub> NC-FETs. These features (SS<sub>Revmin#1</sub> and SS<sub>Revmin#2</sub>) are observed among almost all fabricated devices. The second local minimum of SS is the result of the switching between two polarization states of the ferroelectric oxide, associated with loss of capacitance matching at high speed. All the device ID-VGS characterization are kept at the same measurement speed (at about 0.05 V/s). The MoS2 NC-FET with IMG exhibits SS<sub>For</sub>=37.6 mV/dec, SS<sub>Rev,min#1</sub>=42.2 mV/dec, and  $SS_{Rev.min#2}$ =8.3 mV/dec but with a negative 0.33 V hysteresis at I<sub>D</sub>=1 nA/µm, comparing to a negative 0.1 V hysteresis in MoS<sub>2</sub> NC-FET without IMG. This suggests the enhanced C<sub>f</sub> lead to a larger hysteresis and smaller SS [1]. The SS of the MoS<sub>2</sub> NC-FET with IMG is much smaller than the SS measured from the internal MoS<sub>2</sub> FET, indicating the exist of internal amplification of the 20 nm HZO/3 nm Al<sub>2</sub>O<sub>3</sub> stack. Fig. 14 shows the gate leakage current measured from the gate stack of Fig. 1(b). The calculated the gate leakage current is less than 100 fA/ $\mu$ m within ±2 V so that the gate leakage current is negligible to device I-V characteristics. Fig. 15 shows the comparison of ID-VGS characteristics measured at V<sub>DS</sub>=0.1 V between the MoS<sub>2</sub> NC-FET with IMG and the internal MoS<sub>2</sub> FET. The improved drain current suggesting the reduction of contact resistance by the internal amplification of negative capacitance gate stack. Fig. 16 and Fig. 17 show the internal amplification measured from MoS<sub>2</sub> NC-FET (V<sub>G</sub>) and the internal  $MoS_2$  FET (V<sub>int</sub>), where the internal amplification is defined as dV<sub>int</sub>/dV<sub>G</sub>. Internal amplification greater than 2 is achieved for both forward and reverse gate voltage sweeps.

To further understand the impact of parasitic capacitance ( $C_f$ ) on the SS and hysteresis of MoS<sub>2</sub> NC-FETs, both steady-state and dynamic simulation are performed. The hysteresis of MoS<sub>2</sub> NC-FETs origins from two reasons. One reason is total gate capacitance ( $C_{device}+C_{FE}$ ) is negative and the entire system is unstable. This reason can't explain the hysteresis of MoS<sub>2</sub> NC-FET in this work since the hysteresis will disappear if the measurement sweep speed is very slow [1]. However, the steady-state model is ideal while the actual measurement process is dynamic because the rise time of the gate voltage cannot be infinite so that V<sub>mos</sub> cannot follow the change speed of  $V_{GS}$ , which leads to the hysteresis as the second origin [14]. The dynamic effect can be modeled by adding a dumping resistor in series with the ferroelectric capacitor, as shown in Fig. 18. The simulation methodology is described in detail in [1]. Fig. 19 and Fig. 20 show the dynamic and steady-state simulation of MoS<sub>2</sub> NC-FET with 20 nm HZO and 2 nm Al<sub>2</sub>O<sub>3</sub> gate stack at various parasitic capacitance. No hysteresis can be observed in the steady-state simulation of Fig. 19, indicating the hysteresis measured in this work is a dynamic effect of measurement. As shown in the dynamic simulation of MoS<sub>2</sub> NC-FET in Fig. 18, by increasing the parasitic capacitance, SS reduces while the hysteresis is increasing. Fig. 21 shows SS versus C<sub>f</sub> for both dynamic and steady-state simulation. SS extracted from both forward and reverse gate voltage sweep reduces with C<sub>f</sub> while SS<sub>For</sub> is close to the SS in steady-state simulation. Therefore, the steep slope of SS measured from reverse gate voltage sweep most likely comes from the dynamic effect of the measurement. Fig. 22 and Fig. 23 shows the threshold voltage (V<sub>T</sub>) and hysteresis as a function of C<sub>f</sub>. Hysteresis is found to increase with the increase of parasitic capacitance. Thus, high parasitic capacitance prevents the NC-FETs to work at high speed so that the optimization of parasitic capacitance to balance between SS and working speed in NC-FETs is required.

#### ACKNOWLEDGMENT

The authors would like to thank M. Fan and H. Wang for the technical support and S. Salahuddin, H. Ota, M. Kobayashi, K. Ng, and T.P. Ma for valuable discussions.

#### REFERENCES

- M. Si *et al.*, "Steep Slope MoS<sub>2</sub> 2D Transistors: Negative Capacitance and Negative Differential Resistance," *arXiv1704.06865*, 2017.
- [2] S. Salahuddin *et al.*, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Lett.*, vol. 8, pp. 405–410, 2008.
- [3] F. McGuire et al., "Sustained Sub-60 mV/decade Switching via the Negative Capacitance Effect in MoS<sub>2</sub> Transistors," *Nano Lett.*, 2017.
- [4] J. Muller et al., "Ferroelectricity in Simple Binary ZrO<sub>2</sub> and HfO<sub>2</sub>," ACS Nano, vol. 12, pp.4318–4323, 2012.
- [5] M. H. Lee et al., "Prospects for Ferroelectric HfZrOx FETs with Experimentally CET=0.98nm, SS<sub>ter</sub>=42mV/dec, SS<sub>rev</sub>=28mV/dec, Switch-OFF<0.2V, and Hysteresis-Free Strategies," in *IEDM Tech. Dig.*, pp. 616-619, 2015.
- [6] J. Zhou *et al.*, "Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade Subthreshold Swing, Negligible Hysteresis, and Improved I<sub>DS</sub>," in *IEDM Tech. Dig.*, pp. 310-313, 2016.
- [7] K. S. Li et al., "Sub-60mV-Swing Negative-Capacitance FinFET without Hysteresis," in *IEDM Tech. Dig.*, pp. 620-623, 2015.
- [8] C.-J. Su *et al.*, "Nano-scaled Ge FinFETs with Low Temperature Ferroelectric HfZrO<sub>x</sub> on Specific Interfacial Layers Exhibiting 65% S.S. Reduction and Improved I<sub>ON</sub>" in *VLSI Tech. Symp.*, T12-1, 2017.
- [9] M. Si et al., "Black Phosphorus Field-effect Transistor with Record Drain Current Exceeding 1 A/mm," in 75<sup>th</sup> Device Research Conference, 2017.
- [10] A. Nourbakhsh *et al.*, "Subthreshold swing improvement in MoS<sub>2</sub> transistors by the negative-capacitance effect in a ferroelectric Al-doped-HfO<sub>2</sub>/HfO<sub>2</sub> gate dielectric stack," *Nanoscale*, vol. 9, pp. 6122-6127, 2017.
- B. Radisavljevic *et al.*, "Single-layer MoS<sub>2</sub> transistors," *Nat. Nanotechnol.*, vol. 6, pp.147–150, 2011.
- [12] S. B. Desai et al., "MoS<sub>2</sub> transistors with 1-nanometer gate lengths," Science, vol. 354, pp. 99–102, 2016.
- [13] D. J. R. Appleby et al., "Experimental Observation of Negative Capacitance in Ferroelectrics at Room Temperature," *Nano Lett.*, vol. 14, pp. 3864-3868, 2017.
- [14] Y. Li *et al.*, "Effect of ferroelectric damping on dynamic characteristics of negative capacitance ferroelectric MOSFET," *IEEE Trans. on Electron Devices*, vol. 63, pp. 3636–3641, 2016.



Fig. 1. Schematic of MoS<sub>2</sub> NC-FETs (a) without and (b) with internal metal gate.

(a)



Fig. 4 (a) Electron density difference of the HZO (polarization direction [001]) on α-Al<sub>2</sub>O<sub>3</sub>. (b) P-E and (c) C-E curves of FE-HZO/Al<sub>2</sub>O<sub>3</sub> simulated by DFT calculations. S-shaped P-E indicates negative capacitance behavior can be achieved in the HZO/Al<sub>2</sub>O<sub>3</sub> gate stack.



Fig. 6. Hysteresis loop of polarization vs. voltage Fig. 7. dP/dV of polarization vs. voltage for 20 nm HZO/3 nm Al<sub>2</sub>O<sub>3</sub> without RTA at characteristics in Fig. 5. various voltage sweep ranges.



Fig. 9. Hysteresis loop of polarization vs. voltage for 20 nm HZO only annealed at 450 °C at various voltage sweep ranges, calculated based on Fig. 8.



Fig. 10.  $I_{D}\text{-}V_{GS}$  characteristics of  $MoS_2$  NC-FET with IMG measured at room temperature, same structure as Fig. 1(b).



NC-FETs.



3. TEM Fig. cross-Fig. 2. Top-view SEM image of MoS<sub>2</sub> sectional image of a MoS<sub>2</sub> NC-FET as in Fig.



Fig. 5. Hysteresis loop of polarization vs. voltage for 20 nm HZO/3 nm Al<sub>2</sub>O<sub>3</sub> annealed at 450 °C at various voltage sweep ranges.

Ni Ρ V<sub>AIO</sub> 3 nm Al<sub>2</sub>O<sub>3</sub> P \* \* \* \* Þ V<sub>HZO</sub> 20 nm HZO -P **Heavily Doped Si**  $V_{total} = V_{Al0} + V_{HZ0} \quad (1)$  $V_{Al0} = \frac{P}{C_{Al0}} \quad (2)$  $V_{HZO} = V_{total} - \frac{P}{C_{AlO}}$ (3)

Fig. 8. Illustration and calculation of voltage across the HZO layer during polarization vs. voltage measurement.



Fig. 11. I<sub>D</sub>-V<sub>GS</sub> characteristics of internal MoS<sub>2</sub> FET of the same device as Fig. 10 but has 10 nm HfO2 as gate dielectric.



Fig. 12. I<sub>D</sub>-V<sub>GS</sub> characteristics of MoS<sub>2</sub> NC-FET without IMG measured at room temperature, same structure as Fig. 1(a).

10

10<sup>-1</sup>

10

10

(µ 10<sup>-10</sup> µ 10<sup>-10</sup> ▼ 10<sup>-11</sup>

–<sup>°</sup> 10<sup>-12</sup>

10<sup>-1:</sup>

10<sup>-1</sup>

10<sup>-1</sup>



200

180

160

140

120

100

80

60

40

20

Ω

10<sup>-</sup>

Ъœ

10

10<sup>-10</sup>

I<sub>D</sub> (A/μm)

10<sup>-9</sup>

SS (mV/dec)

-A- Internal FET (10 nm HfC

- NC w/ IMG Forward

10<sup>-8</sup>

(A/cm<sup>2</sup>) 10<sup>1</sup> Ni 10 nm HfO 10<sup>-</sup> 20 nm Ni Voltage 3 nm Al<sub>2</sub>O Current 20 nm HZO 10 leavily Doped S 10<sup>-1</sup> Leakage 10 10 -5 -10 0 5 10 Voltage (V)

Fig. 14. Leakage current vs. voltage measured using the gate stack in Fig. 1(b). The leakage current is negligible in all the I-V characteristics.



Fig. 15. I<sub>D</sub>-V<sub>GS</sub> characteristics comparison between Fig. 16. V<sub>int</sub> vs. V<sub>G</sub> for MoS<sub>2</sub> NC-FET with IMG Fig. 17. Internal amplification calculated based on MoS<sub>2</sub> NC-FET with IMG and the internal MoS<sub>2</sub> FET calculated based on internal MoS<sub>2</sub> FET as in Fig. 15. of the same device.



Fig. 18. Simplified small-signal capacitance Fig. representation of a MoS<sub>2</sub> NC-FET for steady-state and dynamic simulation.



dynamic and steady-state simulation.



19. Dynamic simulation of I<sub>D</sub>-V<sub>GS</sub> Fig. characteristics of MoS2 NC-FET with various parasitic capacitance.



0.10 0 5

dynamic and steady-state simulation.

dVint/dVG in Fig. 16.

10 Static 10 V<sub>DS</sub>=0.1 V 10 (A/µm) C,=0 fF/μm 10<sup>-1</sup> C,=4.25 fF/µm 10<sup>-1</sup> C,=8.5 fF/µm 10<sup>-1</sup> C,=12.75 fF/µm **10**<sup>-16</sup> 20 nm HZO/2 nm Al<sub>2</sub>O<sub>3</sub> 10 -1.0 -0.5 0.0 -1.5 0.5 1.0 V<sub>gs</sub> (V)

20. Steady-state simulation of ID-VGS characteristics of MoS<sub>2</sub> NC-FET with various parasitic capacitance.



Fig. 21. The impact of parasitic capacitance on SS in Fig. 22. The impact of parasitic capacitance on V<sub>T</sub> in Fig. 23. The impact of parasitic capacitance on hysteresis in dynamic simulation.